INTRODUCTION
Emitter Coupled Logic (ECL) using bipolar technology is a non-saturated form of digital logic which eliminates transistor storage time as a speed limiting characteristic, permitting very high speeds of operation [q ] . Conventional bipolar ECL technology represents the state of the art in silicon speed, providing system propagation delays of the order of 300 to 500 pico seconds but the price paid for such speeds is very high power dissipation (1.5 mW or more per gatemway too much for VLSI densities) [2] . Transistor size and circuit density are two factors causing high power dissipation. Some recent developments in technology such as BIT1 [2] have made it possible to create smaller bipolar transistors and ECL devices are 231 being fabricated at higher densities and much lower power. A BIT1 transistor takes about 1/20th the area of conventional ECL devices and the speed is comparable to the fastest ECL transistors which is achieved at 1/10th the power [2] .
With the attainment of low power, high speed, as well as high density, ECL technology is expected to be used widely in various high performance digital circuits. Using the B5000 ECL Sparc series of components, for example, small ECL systems that perform have been designed that perform at a level equal to large mainframe computers and approach that of present day supercomputers [3] . Even more highly integrated bipolar and bipolar/MOS chips are expected in future, further narrowing the gap between low cost workstations and high performance servers.
Transistor level shorts and opens model a majority of the physical failures and defects in ICs [4, 5] . Defects and failures in present day integrated circuits can be abstracted to shorts and opens in the interconnects and degradation of devices [6] . Therefore, fault models at the transistor level, can characterize failures quite accurately [5, [7] [8] [9] [10] [11] [12] . For MOS devices it has been shown that gate level models may not correctly represent some major failure modes [13] [14] [15] . Analysis of faults in simple logic circuits suggest that transistor level testing provides a higher coverage of faults compared to that at gate level 16] . It is necessary to study the effects of failures at the transistor level and develop accurate fault models at this level [4] . The major fault models at transistor level are stuck-at faults, stuck-shorts and opens of transistor and interconnects, and bridging faults [17] . Fault models for one-level and two-level ECL gates are given in [18] and [19] respectively. Modeling and analysis of bridging faults in Emitter Coupled Logic devices were presented in [20] and [21] .
In input patterns for which the faulty and fault-free gate produces opposite logic values at any of the outputs.
An interesting observation which needs mentioning is that of the physical faults R1/R2 short. The purpose of the input resistances are to maintain the inputs at logic '0' with inputs disconnected. If an ECL gate with R1 or R2 short is driven by another ECL gate with output equal to logic '1', then the -5.2V appearing at the input due to the short of input resistance will dominate causing the input to appear as logic '0'. It has been verified with SPICE simulation that the input then effectively appears stuck-at-0. Diodes D 1/D2 serve the purpose of temperature compensation and shorting only causes degradation of temperature compensation performance. Some of the fault groups represent effects of several equivalent faults.
Effectiveness of Classical Stuck-at fault model
In order to model the physical failures, the classical stuck-at fault model is applied to the ECL OR/NOR gate as shown in Figure 2a As shown above, the classical input/output stuck-at fault model is not effective in modeling a large fraction of ECL gates. Figure 2b shows the proposed augmented stuck-at fault model which improves the fault coverage. Here, the device is modeled as a parallel combination of an OR gate and a NOR gate. There are thus six independent nodes to be considered. The augmented stuck-at fault model is exercised with all possible input combinations for fault-free as well as faulty conditions by introducing one stuck fault at a time.
For further classification and correlation between physical failures and stuck-at fault model, comparison is done between the circuit behavior [18] and with that of the proposed augmented stuck-at fault model output. The outcome is presented in column 4 of Table II , which also lists the faults modeled by the augmented stuck-at fault model. Here, (co,eo) indicates that the true output is modeled as c stuck-at-0 and complementary output is modeled as e stuckat-0. It can be seen that fault groups f2, f4, f g, f 11, f 15, f 16, f 17 and f 18 not modeled by the classical stuck-at fault model, are modeled by the augmented stuck-at fault model [25] . Fault [26] . For example, the number of multiple faults (double faults, where k 2) in a circuit with n 1000 possible fault sites is about 2 million.
Applying multiple stuck-at faults to Figure 2a with a multiplicity of faults equal to 2, i.e. double faults, would need 72 multiple faults to be considered, which is obtained by substituting k 2 and n 10 in the expression for F. Considering [22] , which is obtained using the dictionary for translating circuit elements into a gate level description.
Another possibility is to consider the structure of the fault model shown in Figure 2a with multiple stuck-at faults which would provide 90.56% fault coverage. Fault groups f2 and f4 in this case cannot be included by multiple stuck-at faults using the structure shown in Figure 2a . The fault coverage obtained would still be less than the fault coverage obtained using the proposed augmented stuck-at fault model but the number of nodes need to be considered would be less. Figure 4a . In order to model the physical failures, the classical stuck-at fault model is applied to the 2-level ECL gate as shown in Figure 4a . Results shown in Table V were obtained by exercising the model with all possible input combinations for fault-free as well as faulty conditions by introducing one stuck fault at a time. The defective circuit behavior (Table IV) now can be compared with the classical stuck-at fault model output (Table V) present an augmented stuck-at fault model that provides a higher coverage of physical failures compared to the classical stuck-at fault model.
TWO-LEVEL COMPLEX ECL GATE

An Augmented Stuck-at fault model for 2-level ECL Gates
The classical input/output stuck-at fault model is not effective for modeling ECL gates. Figure 4b shows the proposed augmented stuck-at fault model which improves the fault coverage. Here, the device is mod- function. Thus, there are 10 independent nodes to be considered. Table VII presents For further classification and correlation between physical failures and stuck-at fault model, comparison is done between the circuit behavior [19] and with that of the proposed augmented stuck-at fault model output (Table VII) [22] .
Another possibility is to consider the structure of the fault model shown in Figure 4a with multiple stuck-at faults which would provide 68.42% fault coverage. Fault groups f 8, f 10, f 11, f 12, f 13, f 17 and f27 in this case cannot be included by multiple stuck-at faults using the structure shown in Figure 4a . The fault coverage obtained would still be less than the fault coverage obtained using the proposed augmented stuck-at fault model but the number of nodes to be considered would be less.
DESIGN FOR TESTABILITY
Careful study of Table IV and corresponding results for ECL OR/NOR gates [18, 19] 
